


SHARE in San Francisco August 18 - 23, 2002 Session 8184



- Who are we?
  - John Dravnieks, IBM Australia
  - John Ehrman, IBM Silicon Valley Lab
  - Michael Stack, Department of Computer Science, Northern Illinois University

- Who are you?
  - An applications programmer who needs to write something in S/390 assembler?
  - An applications programmer who wants to understand S/390 architecture so as to better understand how HLL programs work?
  - A manager who needs to have a general understanding of assembler?
- Our goal is to provide for professionals an introduction to the S/390 assembly language

- These sessions are based on notes from a course in assembler language at Northern Illinois University
- The notes are in turn based on the textbook, <u>Assembler Language with ASSIST and</u> <u>ASSIST/I</u> by Ross A Overbeek and W E Singletary, Fourth Edition, published by Macmillan

- The original ASSIST (<u>Assembler System for Student Instruction and Systems Teaching)</u> was written by John Mashey at Penn State University
- ASSIST/I, the PC version of ASSIST, was written by Bob Baker, Terry Disz and John McCharen at Northern Illinois University

- Both ASSIST and ASSIST/I are in the public domain, and are compatible with the System/370 architecture of about 1975 (fine for beginners)
- Both ASSIST and ASSIST/I are available at http://www.cs.niu.edu/~mstack/assist

- Other materials described in these sessions can be found at the same site, at http://www.cs.niu.edu/~mstack/share
- Please keep in mind that ASSIST and ASSIST/I are not supported by Penn State, NIU, or any of us

- Other references used in the course at NIU:
  - Principles of Operation
  - System/370 Reference Summary
  - High Level Assembler Language Reference
- Access to PoO and HLASM Ref is normally online at the IBM publications web site
- Students use the S/370 "green card" booklet all the time, including during examinations (SA22-7209)

# Our Agenda for the Week

- Session 8181: Numbers and Basic Arithmetic
- Session 8182: Instructions and Addressing
- Session 8183: Assembly and Execution; Branching

# Our Agenda for the Week

- Session 8184: Arithmetic; Program Structures
- Session 8185: Decimal and Logical Instructions
- Session 8186: Assembler Lab Using ASSIST/I

# Today's Agenda

- The MULTIPLY and DIVIDE Instructions
- EQUate and Extended Branch Mnemonics
- Literals, LOAD ADDRESS, and Looping
- Internal Subroutines








# Multiplication

- MULTIPLY, like ADD and SUBTRACT, comes in two flavors: RR and RX
- Both RR and RX require the first operand to be an even/odd pair of registers, implicitly specified by the even-numbered register
- The RR and RX formats are
  - $\blacksquare$  label MR  $R_1, R_2$
  - label  $M R_1, D_2(X_2, B_2)$

# Multiplication

- The multiplicand is the word in register  $\mathbf{R}_1+\mathbf{1}$  (the 2nd of the pair)
- The multiplier is either the word in register  $R_2$  or the word whose address is  $D_2(X_2, B_2)$
- The product will be two words long in the even/odd pair  $\mathbf{R}_1/\mathbf{R}_1+\mathbf{1}$
- The Condition Code is not changed by MULTIPLY

# Multiplication



# **Multiplication Examples**

- For example: if c(R9) = 0000003, c(R7) = FFFFFFFD (-3), and c(R6) is anything
  - Then MR 6,9 leaves R9 unchanged and the result is in R6/R7 = FFFFFFFF FFFFFF7 (which is -9 in decimal)
- Note that the magnitude of the result must be very large before the even-numbered register has anything besides sign bits

# **Multiplication Examples**


- Note that MR 8,9 squares the value in R9, with the result in R8/R9
  - What does MR 8,8 do?
- Some examples, all of which assume:
  - c(R0) = F01821F0, c(R1) = FFFFFFFF
  - c(R2) = 00000003, c(R3) = 00000004
  - WORD1 DC F'10'
  - WORD2 DC F'-2'

# **Multiplication Examples**

- MR 2,2: R2/R3 = 00000000 0000000
- $\blacksquare$  MR 2,3: R2/R3 = 00000000 00000010
- M 2,WORD1
  - R2/R3 = 00000000 00000028
- M 0,WORD2
  - Arr R0/R1 = 00000000 00000002

- DIVIDE also comes in RR and RX formats
- Both RR and RX require the first operand to be an even/odd pair of registers, implicitly specified by the even register
- The RR and RX formats are
  - label
    DR
    R<sub>1</sub>,R<sub>2</sub>
  - label D  $R_1, D_2(X_2, B_2)$

- The dividend (numerator) is two words long in the even/odd pair  $\mathbf{R}_1/\mathbf{R}_1+\mathbf{1}$
- The divisor is either the word in register  $\mathbf{R}_2$  or the word whose address is  $\mathbf{D}_2(\mathbf{X}_2, \mathbf{B}_2)$
- The remainder will be in register  $\mathbf{R}_1$  with sign the same as the dividend's
- The quotient will be in register  $R_1+1$  with sign following the usual rules of algebra



- If the quotient cannot be represented as a 32-bit signed integer, a "fixed-point divide" exception occurs; this also happens if the divisor is zero
- ■N.B. The dividend will often fit into a single register, but the sign must be correct in both registers of the pair
- This can be assured by first multiplying by 1 (product is in the register pair)

# **Division Examples**

- Some examples, all of which assume:
  - c(R2) = 00000000, c(R3) = 00000014 (20)

  - c(R1) = 00000003
  - WORD1 DC F'-4'
  - WORD2 DC F'14'
- DR 2,1 (so dividend is in R2/R3)
  - -R2/R3 = 00000002 00000006 (2,6)

## **Division Examples**


- **■**DR 2,4
  - R2/R3 = 00000000 FFFFFFEC (0,-20)
- **■**DR 2,5
  - -R2/R3 = 00000014 00000000 (20,0)
- DR 4,1 (so dividend is in R4/R5)
  - -R4/R5 = 00000000 FFFFFB0 (0,-80)
- D 2,WORD1
  - -R2/R3 = 00000000 FFFFFFB (0,-5)

# **Division Examples**

- D 2,WORD2
  - -R2/R3 = 00000006 00000001 (6,1)
- D 4,WORD1
  - -R4/R5 = 00000000 0000003C (0,60)
- D 4,WORD2

# Register EQUates & Extended BRANCH Mnemonics

In Which We Find More Than One Way to Say the Same Thing



# Register EQUates

- It is possible to define symbols using the EQU instruction
  - label EQU expression
- Then, when the assembler encounters label it will substitute the value of expression
- We will use expression only as integer values, but it can be written in other ways

# Register EQUates

EQU lets us define symbolic register names

```
R0 EQU 0
```

• • •

**R15** EQU 15

■ Many programmers use these to cause register references to appear in the symbol cross-reference listing (although the current release of HLASM has an option to produce a register cross-reference listing)

# Register EQUates

- Be careful how you think about the symbols, though - all the assembler does is substitute values
- For example, assuming that register equates are available, consider the object code for
  - L R3,R4 (!) (58300004)
  - L R3,R4(R5,R6) (58356004)
- Because they can be confusing to learners, it may be best to not use them

## **Extended BRANCH Mnemonics**

- The BRANCH ON CONDITION instructions (BC,BCR) require a branch mask
- We have thus far given the mask as B'xxxx'
- There are, however, special mnemonics which incorporate the mask into the "op code"

## **Extended BRANCH Mnemonics**

- So, for example, after a compare instruction, use
  - BE addr instead of
  - BC B'1000',addr
- The BE extended mnemonic, for example, can be thought of as opcode 478
- Most of the extended mnemonics can be found in the "green card" on p. 19

# Literals, LOAD ADDRESS, and Looping

In Which We Face a Most Difficult But Very Important





- Recall that the DC instruction defines an area of storage within a program, with an initial value
- Since that value is only initial, it can easily be changed (and very often is)
- For example, a counter to be incremented may be initially defined as
  - COUNT DC F'0'

There is also a need for a "constant," a value in storage which is intended to retain that value

- M 4,ONE
- • •
- ONE DC F'1'

■ We can instead code the constant as part of the instruction, in place of the usual second operand memory address:

M 4,=F'1'

- In this case, the second operand is coded as a <u>literal</u>, which is indicated by the preceding equal sign
- This is also good documentation, as the value is seen immediately, rather than after searching the program listing for a data area
- But where will the storage for this literal be? With a DC (or DS) the location is exactly where the DC or DS occurs

- A literal, on the other hand, will be located in a "pool" of literals whose location is defined by using the LTORG (LiTeral pool ORiGin) instruction
- As many LTORGs as needed may be used, and each creates a pool for all previous "unpooled" literals
- This means the same literal (e.g., =F'1') may appear in multiple pools

#### The LOAD ADDRESS Instruction

- This is very simply stated
  - label LA  $R_1, D_2(X_2, B_2)$
  - Replaces the contents of register  $R_1$  with the effective address of the second operand,  $D_2(X_2, B_2)$
- Here may be a help to understanding:
  - **L 5, WORD** is the same as the pair:
  - LA 5, WORD followed by
  - **L** 5,0(,5)

#### The LOAD ADDRESS Instruction

- Sometimes only  $D_2$  is specified that is,  $X_2$  and  $B_2$  are zero
  - **LA** 5,4  $(0 < = D_2 < = 4095)$
- $\square$  Note: this is the same as LA 5,4(0,0)
- This is a common method of placing a small number in a register with no memory access

#### The LOAD ADDRESS Instruction

- LA may also be used to increment (but not decrement) a value in a register
  - LA 6,1(,6) Increase c(R6) by 1
- N.B. The high order bit or byte of R6 is set to zero, depending on something called addressing mode (beyond our scope)

```
The following program builds a table of fullwords and then exits
* the completed program. It reads one number off each input card,
* recognizing the end of input when a trailer card containing
* 999999 is encountered. The logic of the program is:
*
    Step 1. Initialize R3 to point to the first entry in the table.
*
*
             R4, which is used to count the entries in the table, is
             Initially set to 0.
*
*
   Step 2. Read the first card.
*
    Step 3. Check for the trailer. If it is the trailer go to Step 6
*
*
             to exit the program.
    Step 4. Put the number into the table (adding 1 to the count of
*
             entries and incrementing the pointer to the next entry).
*
    Step 5. Read the next card and go back to Step 3.
*
*
```

\*

Step 6. Exit the program.

\*

TABUILD CSECT USING TABUILD, 15 Initialize counter and pointer to next entry \*\*\*<Step 1> SR 4,4 Set count of entries to 0 3,TABLE LA Point at first entry (next one to fill) \*\*\*<Step 2> Read the first card It is assumed that there is a card and XREAD CARD, 80 that it contains a number XDECI 2, CARD Convert input number to binary in R2

```
Check for trailer
***<Step 3>
*
              2,TRAILER
                            Check for trailer 999999
TRAILCHK C
        \mathbf{BE}
              ENDINPUT
*
***<Step 4> Add the number to the table
*
           2,0(,3) Put number into next slot in the table
        ST
        LA 4,1(,4)
                            Add 1 to count of entries in the table
        LA
              3,4(,3)
                            Move entry pointer forward 1 entry
*
***<Step 5> Read the next card and get the number into R2
*
        XREAD CARD, 80
        XDECI 2, CARD
                            The next number is now in R2
              TRAILCHK
        В
***<Step 6> Return to the caller
              14
                            Exit from the program
ENDINPUT BR
```

LTORG

CARD DS CL80

Card input area

TABLE DS 50F

Room for 50 entries

TRAILER DC F'999999'

END TABUILD

\$ENTRY

123

456

789

234

567

890

345

999999

## Looping Using BCT and BCTR

- The loop we saw in the demo is controlled by the number of records in the input file
- Sometimes, a loop is to be executed n times
  - 1. Set I equal to n
  - 2. Execute the body of the loop
  - 3. Set I to I-1
  - 4. If I .NE. 0, go back to 2
  - 5. Otherwise, continue (fall through)
- This loop is always executed at least once

## Looping Using BCT and BCTR

There is a single instruction which implements this loop control - BRANCH ON COUNT

- label BCTR R<sub>1</sub>,R<sub>2</sub>
- label BCT  $R_1, D_2(X_2, B_2)$
- The logic is
  - Decrement R<sub>1</sub> by one
  - If  $c(\mathbf{R}_1)$  .NE. 0, branch; otherwise, continue


## Looping Using BCT and BCTR

In BCTR, if  $\mathbf{R}_2 = 0$ , no branch is taken, although the  $\mathbf{R}_1$  register is still decremented

```
LOOP LA
        12,200
                   How many times?
        12,LOOP
    BCT
********
        10,LOOP
    T.A
    LA 11,413
LOOP
    BCTR 11,10
                   How many times?
********
    LA 0,LOOP
    LA 1,10
LOOP
    BCTR 1,0
                   How many times?
```

# **Internal Subroutines**

In Which We Show That You Can Go Home Again, and How





- The PSW is an eight-byte aggregation of a number of important pieces of information, including
  - The address of the next instruction
  - The Interruption Code
  - The Condition Code (CC)
  - The Program Mask
  - The Instruction Length Code (ILC) (in ASSIST only)

- N.B. The "basic" PSW format used in ASSIST dates to the 1970s and is not current; even so, it does have some fields which will help us
- The PSW fields in ASSIST that we want are
  - Bits 16-31: Interruption Code
  - Bits 32-33: Instruction Length Code
  - Bits 34-35: Condition Code
  - Bits 36-39: Program Mask
  - Bits 40-63: Next Instruction Address

■ The Instruction Length Code (ILC) has the following meaning for its four possibilities

ILC (Dec)	ILC (Bin)	Instr types	Op Code Bits 0-1	Instr Length
0	00			Not Available
1	01	RR	00	One halfword
2	10	RX, RS, SI	01	Two halfwords
2	10	RX, RS, SI	10	Two halfwords
3	11	SS	11	Three halfwords

- The Instruction Length Code can be used to determine the address of the current instruction
  - Multiply by two to get the number of bytes in the current instruction
  - Subtract it from the address of the next instruction
- This is very important in analyzing a dump from a program problem

There is a very important instruction which is used to control access to subroutines, BRANCH AND LINK

- The RR and RX formats are
  - label BALR R<sub>1</sub>, R<sub>2</sub>
  - label BAL  $R_1, D_2(X_2, B_2)$

- Their operation is simple
  - 1. Copy the 2nd word of the PSW to register  $\mathbf{R}_1$
  - 2. Branch to the address given by the second operand
- Step 1 of the operation of BAL/BALR copies to register R₁ the address of the next instruction (this is <u>very</u> important), and if in 24-bit addressing mode, the ILC, CC, and Pgm Mask

- This operation means that, if we want to execute a subroutine called SORT, we can
  - 1. Use **BAL** 14, SORT in the main routine, to place the address of the instruction <u>following</u> the BAL in R14, then branch to SORT
  - 2. Use **BR 14** at the end of the SORT routine to return and resume the main routine
- The RR form, BALR, is very common, especially BALR 14,15 for "external" subroutines

- $\blacksquare$  A special use of BALR occurs when  $\mathbf{R}_2 = 0$ ; then no branch occurs after placing the address of the next instruction in  $\mathbf{R}_1$ 
  - BALR 12,0
  - USING NEWBASE, 12
  - NEWBASE ... (next instruction)
- This is often used to establish a base register

#### The STM and LM Instructions

- Having subroutines is all very nice, but with a limited number of registers, it is useful for subroutines to save registers at entry, then restore them at subroutine exit
- A third instruction format, RS, is used. Our first RS instruction is STORE MULTIPLE
  - label STM  $R_1, R_3, D_2(B_2)$
  - Copies the contents of the range of registers  $\mathbf{R}_1$  through  $\mathbf{R}_3$  to consecutive words of memory beginning at  $\mathbf{D}_2$  ( $\mathbf{B}_2$ )

#### The STM and LM Instructions

- Thus, STM 4,8,SAVE would place the contents of R4, R5, R6, R7, and R8 in the five fullwords beginning at location SAVE
- And STM 14,1,SAVE would copy R14, R15, R0, and R1 to four consecutive fullwords at location SAVE (note the register wrap-around)
- $\mathbf{h}_{OP}\mathbf{h}_{OP}\mathbf{h}_{R1}\mathbf{h}_{R3}$   $\mathbf{h}_{B2}\mathbf{h}_{D2}\mathbf{h}_{D2}\mathbf{h}_{D2}$  is the encoded form of an RS instruction

#### The STM and LM Instructions

- The inverse operation is LOAD MULTIPLE
  - label LM  $R_1, R_3, D_2(B_2)$
  - Copies the contents of the consecutive words of memory beginning at D<sub>2</sub>(B<sub>2</sub>) to the range of registers R<sub>1</sub> through R<sub>3</sub>
- Since one of the responsibilities of a subroutine is to assure that registers contain the same contents at exit that they did at entry, we can use STM and LM to save and restore them

## Saving and Restoring Registers

```
ROUTINE STM R0,R15,SAVEAREA Save all regs
...
body of routine
...
LM R0,R15,SAVEAREA Restore all regs
BR R14 Return to caller
...
SAVEAREA DS 16F Store regs here
```

- label DC A(exp) [or DS A]
- If exp is a non-negative integer, the generated fullword will have the binary representation of the integer (same as F'exp')
- If **exp** is the label of an instruction or a data area, or is of the form label+n or label-n, the generated fullword will contain the appropriate address

label DC A(exp) [or DS A]

■ If **exp** is the label of an EQU of a non-negative integer, then the symbol is interpreted as a non-negative integer, and the generated fullword will have the binary representation of the integer

- The following are examples
  - DC A(123) generates 000007B
  - DC A(R12) generates 000000C
  - DC A(SAVE) generates address of SAVE
- Very important: All that is known at assembly time is the <u>relative</u> location, not the memory address; it is left to the "program loader" to adjust the relative location at execution time, to make it the address in memory

■But why bother? Why not just use LA? The answer is that a single base register can address only 4096 bytes (000-FFF)

```
R4,TABLE3
                             This fails!
         LA
                R4, ATABLE3 This works!
         Т.
                A(TABLE3)
ATABLE3
         DC
                1024F (= 4096 bytes)
TABLE1
         DS
                1024F
TABLE 2
         DS
                1024F
TABLE3
         DS
```

#### **Next Time**

- Tomorrow, we will look at how decimal arithmetic is performed, and how numbers are converted from binary to decimal to character (and the reverse)
- Accurate decimal arithmetic is an important characteristic of S/390, particularly for financial applications
- We'll also cover the instructions which perform the operations AND, OR, and XOR